SN54279, SN54LS279A, SN74279, SN74LS279A QUADRUPLE S-R LATCHES

SDLS093

 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

description

The '279 offers 4 basic $\overline{S} \cdot \overline{R}$ flip-flop latches in one 16-pin, 300-mil package. Under conventional operation, the $\overline{S} \cdot \overline{R}$ inputs are normally held high. When the \overline{S} input is pulsed low, the Q output will be set high. When \overline{R} is pulsed low, the Q output will be reset low. Normally, the $\overline{S} \cdot \overline{R}$ inputs should not be taken low simultaneously. The Q output will be unpredictable in this condition.

FUNCTION TABLE (each latch)

INP	UTS	Ουτρυτ
	R	٥
н	н	a 0
L	н	н
н	L	L
L	L	н‡

H = high level L = low level


[†]For latches with double S inputs:


- $\ensuremath{\mathbb{Q}}_0$ = the level of $\ensuremath{\mathbb{Q}}$ before the indicated input conditions were established.
- ‡ This configuration is nonstable: that is, it may not persist when the \overline{S} and \overline{R} inputs return to their inactive (high) level.
 - H = both S inputs high

 $L = one or both \overline{S}$ inputs low

logic diagram (positive logic)

(latches 1 and 3)









SN54279, SN54LS279A ... J OR W PACKAGE SN74279 ... N PACKAGE SN74LS279A ... D OR N PACKAGE (TOP VIEW)


1R	Дī	U ₁₆	р	V <u>C</u> C 4S
1 <u>5</u> 1	[]2	15	D	4S
132	Дз	14	þ	4R
10	□	13	ρ	4Q
2R		5 12	р	352
25	Пe	6 11	ρ	3 <u>S</u> 1
20	П 7	/ 10	Π	3R
GND	D٩	9	þ	30





NC - No internal connection

logic symbol[§]



 $^{\$}$ This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain informatics: current as of publication date. Products conform in specifications por the terms of Texes Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54279, SN54LS279A, SN74279, SN74LS279A QUADRUPLE S-R LATCHES


schematics of inputs and outputs



279 CIRCUITS

- - -





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
input voltage: '279	5.5 V
' LS279A	
Operating free-air temperature range: SN54' TYPES	– 55° C to 125° C
SN74' TYPES	0° C to 70° C
Storage temperature range	– 65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54279, SN74279 QUADRUPLE S-R LATCHES

recommended operating conditions

			SN5427	9	SN74279			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V V
VIH	High-level input voltage	2			2	····		V
VIL	Low-level input voltage			0.8			0.8	V
юн	High-level output current			- 0.8			- 0.8	mA
IOL	Low-level output current			16			16	тA
tw	Pulse duration, low	20			20			ns
TA	Operating free-air temperature	- 55		125	0		70	°C

 $(1-1)^{1-1} = (1-1)^{1-1} =$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN54279			r —	9	UNIT		
	TEST CONDITIONS ^T			MIN	TYP#	MAX	MIN	TYP‡	MAX	
Viк	V _{CC} = MIN,	l _l = ~ 12 mA				- 1.5			- 1.5	V
∨он	V _{CC} = MIN,	V _{IL} = 0.8 V,	^I OH ≈ ~ 0.8 mA	2.4	3.4		2.4	3.4		V
VOL	V _{CC} = MIN,	VIH = 2 V,	IOL = 16 mA		0.2	0.4		0.2	0.4	V
11	V _{CC} = MAX,	Vj = 5.5 V				1	<u> </u>		1	mΑ
лн	V _{CC} = MAX,	V _I = 2.4 V	· · · · ·			40			40	μA
ΊL	V _{CC} = MAX,	Vj = 0.4 V	······································			- 1.6			- 1.6	mA
1 ₀₅ \$	V _{CC} = MAX			- 18		- 55	- 18		- 57	mA
lcc	V _{CC} = MAX,	See Note 2			18	30		18	30	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

SNot more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with all R inputs grounded, all S inputs at 4.5 V, and all outputs open.

switching characteristics, V_{CC} = 5 V, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	түр	МАХ	UNIT	
^t PLH	5	Q				12	22	п
^t PHL	5		RL = 400 Ω,	C1 = 15 pF		9	15	1
^t PHL	Ŕ	Q				15	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS279A, SN74LS279A QUADRUPLE S-R LATCHES

recommended operating conditions

		SN	SN54LS279A SN74LS279A			79A		
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0,8	V
юн	High-level output current			- 0.4			-0,4	mA
IOL	Low-level output current			4			8	mA
tw	Pulse duration, low	20			20			ns
TA	Operating free-air temperature	- 55		125	0		70	°C

 $12\times m$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN54LS279A			SN	UNIT			
		TEST CONDIT	10N51	MIN	TYP\$	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	ij = 18 mA				- 1.5			- 1.5	V
Voн	V _{CC} = MIN.	VIL = MAX,	1 _{0H} = - 0.4 mA	2.5	3.4		2.7	3.4		>
	V _{CC} = MIN,	V _{IH} = 2 V,	loL≖4mA		0.25	.0.4		0.25	0.4	v
νοι	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 8 mA					0.25	0.5	
1	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mΑ
14H	V _{CC} = MAX,	VI = 2.7 V				20			20	μA
HIL .	V _{CC} = MAX,	V1 = 0.4 V				- 0.2			- 0.2	mΑ
loss	V _{CC} = MAX		······	- 20		- 100	- 20		- 100	mA
ICC	V _{CC} = MAX,	See note 2			3.8	7	1	3.8	7	mΑ

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

9 Not more than one output should be shorted at a time, and the duration of the short-circuit should be less than one second.

NOTE 2: I_{CC} is measured with all R inputs grounded, all S inputs at 4.5 V, and all outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	то (оuтрuт)	TEST CON	MIN	түр	МАХ	UNIT	
TPLH		0	- * ·		_ T.	12	22	DS
tPHL	5	u	$R_L = 2 k\Omega$,	С _L = 15 рF		13	21	
трнц	R	۵				15	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



.....

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.


Copyright © 1996, Texas Instruments Incorporated

MECHANICAL DATA

MPDI002A - JANUARY 1995 - REVISED OCTOBER 1995

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

