
Four Character Smart Alphanumeric Displays

Technical Data

HPDL-1414 HPDL-2416

Features

- **Smart Alphanumeric Display**
Built-in RAM, ASCII Decoder
and LED Drive Circuitry
- **Wide Operating Temperature
Range**
-40°C to +85°C
- **Fast Access Time**
160 ns
- **Excellent ESD Protection**
Built-in Input Protection Diodes
- **CMOS IC for Low Power
Consumption**
- **Full TTL Compatibility Over
Operating Temperature
Range**
 $V_{IL} = 0.8 \text{ V}$
 $V_{IH} = 2.0 \text{ V}$
- **Wave Solderable**
- **Rugged Package
Construction**
- **End-Stackable**
- **Wide Viewing Angle**

Typical Applications

- **Portable Data Entry Devices**
- **Medical Equipment**

- **Process Control Equipment**
- **Test Equipment**
- **Industrial Instrumentation**
- **Computer Peripherals**
- **Telecommunication
Instrumentation**

Description

The HPDL-1414 and 2416 are smart, four character, sixteen-segment, red GaAsP displays. The HPDL-1414 has a character height of 2.85 mm (0.112"). The HPDL-2416 has a character height of 4.10 mm (0.160"). The on-board CMOS IC contains memory, ASCII decoder, multiplexing circuitry and drivers. The monolithic LED characters are magnified by an immersion lens which increases both character size and luminous intensity. The encapsulated dual-in-line package provides a rugged, environmentally sealed unit.



The HPDL-1414 and 2416 incorporate many improvements over competitive products. They have a wide operating temperature range, very fast IC access time, and improved ESD protection. The displays are also fully TTL compatible, wave solderable, and highly reliable. These displays are ideally suited for industrial and commercial applications where a good-looking, easy-to-use alphanumeric display is required.

ESD WARNING: STANDARD CMOS HANDLING PRECAUTIONS SHOULD BE OBSERVED WITH THE HPDL-1414 AND HPDL-2416.


Absolute Maximum Ratings

Supply Voltage, V_{DD} to Ground..... -0.5 V to 7.0 V
 Input Voltage, Any Pin to Ground..... -0.5 V to $V_{DD} + 0.5$ V
 Free Air Operating Temperature Range, T_A ^[1] -40°C to +85°C
 Relative Humidity (non-condensing) at 65°C 90%
 Storage Temperature, T_S -40°C to +85°C
 Maximum Solder Temperature, 1.59 mm (0.063 in.)
 below Seating Plane, $t < 5$ sec. 260°C
 ESD Protection @ 1.5 k Ω , 100 pF $V_Z = 2$ kV (each Pin)

*All typicals at $T_A = 25^\circ\text{C}$.

Package Dimensions

HPDL-1414




PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	D_0 DATA INPUT	7	GND
2	D_4 DATA INPUT	8	D_0 DATA INPUT
3	$\overline{WR}$ WRITE	9	D_1 DATA INPUT
4	A_1 DIGIT SELECT	10	D_2 DATA INPUT
5	A_0 DIGIT SELECT	11	D_3 DATA INPUT
6	V_{DD}	12	D_6 DATA INPUT

NOTES:

1. UNLESS OTHERWISE SPECIFIED, THE TOLERANCE ON ALL DIMENSIONS IS 0.254 mm (0.010 in.).
2. DIMENSIONS IN mm (inches).

HPDL-2416



NOTES:
1. UNLESS OTHERWISE SPECIFIED, THE TOLERANCE ON ALL DIMENSIONS IS 0.254 mm (0.010 in.).
2. DIMENSIONS IN mm (inches).

Recommended Operating Conditions

Parameter	Sym.	Min.	Nom.	Max.	Units
Supply Voltage	V _{DD}	4.5	5.0	5.5	V

DC Electrical Characteristics over Operating Temperature Range

Parameter	Sym.	Min.	25°C Typ.	25°C Max.	Max. ^[1]	Units	Test Conditions
Input Current HPDL-1414 HPDL-2416	I_{IL}		17	30	50	μA	$V_{DD} = 5.0 V, \overline{BL} = 0.8 V$
			17	30	40	μA	
I_{DD} Blank HPDL-1414 HPDL-2416	$I_{DD} (\overline{BL})$		1.2	2.3	4.0	mA	$V_{DD} = 5.0 V, \overline{BL} = 0.8 V$
			1.5	3.5	8.0	mA	
I_{DD} 4 Digits ON (10 Segments/digit) ^[2,3] HPDL-1414 HPDL-2416	I_{DD}		70	90	130	mA	$V_{DD} = 5.0 V$
			85	115	170	mA	
I_{DD} 4 Digits ON Cursor ^[4] HPDL-2416	$I_{DD}(CU)$		125	165	232	mA	$V_{DD} = 5.0 V$
Input Voltage High	V_{IH}	2.0			V_{DD}	V	
Input Voltage Low	V_{IL}	GND			0.8	V	
Power Dissipation ^[5] HPDL-1414 HPDL-2416	P_D		350	450	715	mW	$V_{DD} = 5.0 V$
			425	575	910	mW	

Notes:

1. $V_{DD} = 5.5 V$.
2. “%” illuminated in all four characters.
3. Measured at five seconds.
4. Cursor character is sixteen segments and DP ON.
5. Power Dissipation = $(V_{DD})(I_{DD})$ for 10 segments ON.

Optical Characteristics at 25°C^[6]

Parameter	Sym.	Min.	Typ.	Units	Test Conditions
Peak Luminous Intensity per Digit, 8 segments ON (character average) HPDL-1414 HPDL-2416	I_V Peak	0.4	1.0	mcd	$V_{DD} = 5.0 V$, “*” illuminated in all 4 digits
		0.5	1.25	mcd	
Peak Wavelength	λ_{Peak}		655	nm	
Dominant Wavelength	λ_d		640	nm	
Off Axis Viewing Angle HPDL-1414 HPDL-2416			± 40	degrees	
			± 50	degrees	


AC Timing Characteristics over Operating Temperature Range at $V_{CC} = 4.5\text{ V}$

Parameter	Symbol	-20°C t_{MIN}	25°C t_{MIN}	70°C t_{MIN}	Units
Address Setup Time	t_{AS}	90	115	150	ns
Write Delay Time	t_{WD}	10	15	20	ns
Write Time	t_W	80	100	130	ns
Data Setup Time	t_{DS}	40	60	80	ns
Data Hold Time	t_{DH}	40	45	50	ns
Address Hold Time	t_{AH}	40	45	50	ns
Chip Enable Hold Time ^[1]	t_{CEH}	40	45	50	ns
Chip Enable Setup Time ^[1]	t_{CES}	90	115	150	ns
Clear Time ^[1]	t_{CLR}	2.4	3.5	4.0	ms
Access Time		130	160	200	ns
Refresh Rate		420-790	310-630	270-550	Hz

Note:

1. HPDL-2416 only.


Timing Diagram




Character Set

BITS		D ₃	D ₂	D ₁	D ₀	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
D ₆	D ₅	D ₄	HEX	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	1	0	2	(space)	!	"	#	\$	%	&	'	<	>	*	+	,	-	.	/		
0	1	1	3	0	1	2	3	4	5	6	7	8	9	=	/	<	=	>	?		
1	0	0	4	a	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O		
1	0	1	5	P	Q	R	S	T	U	V	W	X	Y	Z	[	\	]	^	_		

Magnified Character Font Description




HPDL-1414



HPDL-2416

Relative Luminous Intensity vs. Temperature



Electrical Description

Display Internal Block Diagram HPDL-1414

Figure 1 shows the internal block diagram of the HPDL-1414. It consists of two parts: the display LEDs and the CMOS IC. The CMOS IC consists of a four-word ASCII memory, a 64-word character generator, 17 segment drivers, four digit drivers, and the scanning circuitry necessary to multiplex the four monolithic LED characters. In normal

operation, the divide-by-four counter sequentially accesses each of the four RAM locations and simultaneously enables the appropriate display digit driver. The output of the RAM is decoded by the character generator which, in turn, enables the appropriate display segment drivers. Seven-bit ASCII data is stored in RAM. Since the display uses a 64-character decoder, half of the possible 128 input combinations are invalid. For each display location where $D_5 = D_6$ in the

ASCII RAM, the display character is blanked.

Data Entry HPDL-1414

Figure 2 shows a truth table for the HPDL-1414. Data is loaded into the display through the DATA inputs (D_6-D_0), ADDRESS inputs (A_1-A_0), and WRITE ($\overline{WR}$). After a character has been written to memory, the IC decodes the ASCII data, drives the display and refreshes it without any external hardware or software.




Figure 1. HPDL-1414 Internal Block Diagram.

WR	A ₁	A ₀	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	DIG ₃	DIG ₂	DIG ₁	DIG ₀
L	L	L	a	a	a	a	a	a	a	NC	NC	NC	A
L	L	H	b	b	b	b	b	b	b	NC	NC	B	NC
L	H	L	c	c	c	c	c	c	c	NC	C	NC	NC
L	H	H	d	d	d	d	d	d	d	D	NC	NC	NC
H	X	X	X	X	X	X	X	X	X	Previously Written Data			

L = LOGIC LOW INPUT

H = LOGIC HIGH INPUT

X = DON'T CARE

"a" = ASCII CODE CORRESPONDING TO SYMBOL "A"

NC = NO CHANGE

Figure 2. HPDL-1414 Write Truth Table.

Display Internal Block Diagram HPDL-2416

Figure 3 shows the internal block diagram for the HPDL-2416 display. The CMOS IC consists of a four-word ASCII memory, a four-word cursor memory, a 64-word character generator, 17 segment drivers, four digit drivers, and the scanning circuitry necessary to multiplex the four monolithic LED characters. In normal operation, the divide-by-four counter sequentially accesses each of the four RAM locations and simultaneously enables the appropriate display digit driver. The output of the RAM is decoded by the character generator which, in turn, enables the appropriate display segment drivers. For each display location, the cursor enable (CUE) selects whether the data from the ASCII RAM (CUE = 0) or the stored cursor (CUE = 1) is to be displayed. The cursor character is denoted by all sixteen segments and the DP ON. Seven-bit ASCII data is stored in RAM. Since the display utilizes a 64-character

decoder, half of the possible 128 input combinations are invalid. For each display location where $D_5 = D_6$ in the ASCII RAM, the display character is blanked. The entire display is blanked when $BL = 0$.

Data is loaded into the display through the data inputs ($D_6 - D_0$), address inputs (A_1, A_0), chip enables ($\overline{CE}_1, \overline{CE}_2$), cursor select ($\overline{CU}$), and write ($\overline{WR}$). The cursor select ($\overline{CU}$) determines whether data is stored in the ASCII RAM ($\overline{CU} = 1$) or cursor memory ($\overline{CU} = 0$). When $\overline{CE}_1 = \overline{CE}_2 = \overline{WR} = 0$ and $\overline{CU} = 1$, the information on the data inputs is stored in the ASCII RAM at the location specified by the address inputs (A_1, A_0). When $\overline{CE}_1 = \overline{CE}_2 = \overline{WR} = 0$ and $\overline{CU} = 0$, information on the data input, D_0 , is stored in the cursor at the location specified by the address inputs (A_1, A_0). If $D_0 = 1$, a cursor character is stored in the cursor memory. If $D_0 = 0$, a previously stored cursor character will be removed from the cursor memory.

If the clear input ($\overline{CLR}$) equals zero for one internal display cycle (4 ms minimum), the data in the ASCII RAM will be rewritten with zeroes and the display will be blanked. Note that the blanking input ($\overline{BL}$) must be equal to logical one during this time.

Data Entry HPDL-2416

Figure 4 shows a truth table for the HPDL-2416 display. Setting the chip enables ($\overline{CE}_1, \overline{CE}_2$) to their low state and the cursor select ($\overline{CU}$) to its high state will enable data loading. The desired data inputs ($D_6 - D_0$) and address inputs (A_1, A_0) as well as the chip enables ($\overline{CE}_1, \overline{CE}_2$) and cursor select ($\overline{CU}$) must be held stable during the write cycle to ensure that the correct data is stored into the display. Valid ASCII data codes are shown in Figure 1. The display accepts standard seven-bit ASCII data. Note that $D_6 \neq D_5$ for the codes shown in Figure 4. If $D_6 = D_5$ during the write cycle, then a blank will be stored in the display. Data can be loaded into the display in any order. Note that when $A_1 = A_0 = 0$, data is stored in the furthest right-hand display location.

Cursor Entry HPDL-2416

As shown in Figure 4, setting the chip enables ($\overline{CE}_1, \overline{CE}_2$) to their low state and the cursor select ($\overline{CU}$) to its low state will enable cursor loading. The cursor character is indicated by the display symbol having all 16 segments and the DP ON. The least significant data input (D_0), the address inputs (A_1, A_0), the chip enables ($\overline{CE}_1, \overline{CE}_2$), and the cursor select ($\overline{CU}$) must be held stable during the write cycle to




Figure 3. HPDL-2416 Internal Block Diagram.

ensure that the correct data is stored in the display. If $\overline{D_0}$ is in a low state during the write cycle, then a cursor character will be removed at the indicated location. If $\overline{D_0}$ is in a high state during the write cycle, then a cursor character will be stored at the indicated location. The presence or absence of a cursor character does not affect the ASCII data stored at that location. Again, when $A_1 = A_0 = 0$, the cursor character is stored in the furthest right-hand display location.

All stored cursor characters are displayed if the cursor enable

(CUE) is high. Similarly, the stored ASCII data words are displayed, regardless of the cursor characters, if the cursor enable (CUE) is low. The cursor enable (CUE) has no effect on the storage or removal of the cursor characters within the display. A flashing cursor is displayed by pulsing the cursor enable (CUE). For applications not requiring a cursor, the cursor enable (CUE) can be connected to ground and the cursor select ($\overline{CU}$) can be connected to V_{CC} . This inhibits the cursor function and allows only ASCII data to be loaded into the display.

Display Clear HPDL-2416

As shown in Figure 4, the ASCII data stored in the display will be cleared if the clear ($\overline{CLR}$) is held low and the blanking input ($\overline{BL}$) is held high for 4 ms minimum. The cursor memory is not affected by the clear ($\overline{CLR}$) input. Cursor characters can be stored or removed even while the clear ($\overline{CLR}$) is low. Note that the display will be cleared regardless of the state of the chip enables ($\overline{CE_1}$, $\overline{CE_2}$). However, to ensure that all four display characters are cleared, $\overline{CLR}$ should be held low for 4 ms following the last write cycle.

Function	$\overline{BL}$	$\overline{CLR}$	CUE	$\overline{CU}$	$\overline{CE_1}$	$\overline{CE_2}$	$\overline{WR}$	A_1	A_0	D_6	D_5	D_4	D_3	D_2	D_1	D_0	DIG_3	DIG_2	DIG_1	DIG_0
Write Data Memory	L	X	X	H -OR- H	L	L	L	L	L	a	a	a	a	a	a	a	NC	NC	NC	$\overline{A}$
	X	H	X	H	L	L	L	H	H	b	b	b	b	b	b	b	NC	NC	$\overline{B}$	NC
								H	L	c	c	c	c	c	c	c	NC	$\overline{C}$	NC	NC
								H	H	d	d	d	d	d	d	d	$\overline{D}$	NC	NC	NC
Disable Data Memory Write	X	X	X	H	X	X	H	X	X	X	X	X	X	X	X	X	Previously Written Data			
	X	X	X	H	X	H	X													
	X	X	X	H	H	X	X													
Write Cursor	X	X	X	L	L	L	L	L	L	X	X	X	X	X	X	H	NC	NC	NC	$\overline{A}$
								L	H	X	X	X	X	X	X	H	NC	NC	$\overline{B}$	NC
								H	L	X	X	X	X	X	X	H	NC	$\overline{C}$	NC	NC
								H	H	X	X	X	X	X	X	H	$\overline{D}$	NC	NC	NC
Clear Cursor	X	X	X	L	L	L	L	L	L	X	X	X	X	X	X	L	NC	NC	NC	$\overline{A}$
								L	H	X	X	X	X	X	X	L	NC	NC	$\overline{B}$	NC
								H	L	X	X	X	X	X	X	L	NC	$\overline{C}$	NC	NC
								H	H	X	X	X	X	X	X	L	$\overline{D}$	NC	NC	NC
Disable Cursor Memory	X	X	X	L	X	X	H	X	X	X	X	X	X	X	X	X	Previously Written Cursor			
	X	X	X	L	X	H	X													
	X	X	X	L	H	X	X													

L = LOGIC LOW INPUT
H = LOGIC HIGH INPUT
X = DON'T CARE

"a" = ASCII CODE CORRESPONDING TO SYMBOL " $\overline{A}$ "
NC = NO CHANGE
 $\overline{A}$ = CURSOR CHARACTER (ALL SEGMENTS ON)

Figure 4a. Cursor/Data Memory Write Truth Table.

Function	$\overline{BL}$	$\overline{CLR}$	CUE	$\overline{CU}$	$\overline{CE}_1$	$\overline{CE}_2$	$\overline{WR}$	DIG ₃	DIG ₂	DIG ₁	DIG ₀	
CUE	H	H	L	X	X	X	X					Display previously written data
	H	H	H	X	X	X	X					Display previously written cursor
Clear	H	L	X	X	X	X	X*					Clear data memory, cursor memory unchanged
	*NOTE: CLR should be held low for 4 ms following the last WRITE cycle to ensure all data is cleared.											
Blanking	L	X	X	X	X	X	X					Blank display, data and cursor" memories unchanged.

Figure 4b. Displayed Data Truth Table.

Display Blank HPDL-2416

As shown in Figure 4, the display will be blanked if the blanking input ($\overline{\text{BL}}$) is held low. Note that the display will be blanked regardless of the state of the chip enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$) or write ($\overline{\text{WR}}$) inputs. The ASCII data stored in the display and the cursor memory are not affected by the blanking input. ASCII data and cursor data can be stored even while the blanking input ($\overline{\text{BL}}$) is low. Note that while the blanking input ($\overline{\text{BL}}$) is low, the clear ($\overline{\text{CLR}}$) function is inhibited. A flashing display can be obtained by applying a low frequency square wave to the blanking input ($\overline{\text{BL}}$). Because the blanking input ($\overline{\text{BL}}$) also resets the internal display multiplex counter, the frequency applied to the blanking input ($\overline{\text{BL}}$) should be much slower than the display multiplex rate. Finally, dimming of the display through the blanking input ($\overline{\text{BL}}$) is not recommended.

For further application information please consult Application Note 1026.

Optical Considerations/Contrast Enhancement

The HPDL-1414 and HPDL-2416 displays use a precision aspheric immersion lens to provide excellent readability and low off-axis distortion. For the HPDL-1414, the aspheric lens produces a magnified character height of 2.85 mm (0.112 in.) and a viewing angle of $\pm 40^\circ$. For the HPDL-2416, the aspheric lens produces a magnified character height of 4.1 mm (0.160 in.) and a viewing angle of $\pm 50^\circ$. These features provide excellent readability at distances up to 1.5 metres (4 feet) for the HPDL-

1414 and 2 metres (6 feet) for the HPDL-2416.

Each HPDL-1414/2416 display is tested for luminous intensity and marked with an intensity category on the side of the display package. To ensure intensity matching for multiple package applications, mixing intensity categories for a given panel is not recommended.

The HPDL-1414/2416 display is designed to provide maximum contrast when placed behind an appropriate contrast enhancement filter. For further information on contrast enhancement, see Hewlett-Packard Application Note 1015.

Mechanical and Electrical Considerations

The HPDL-1414/2416 are dual in-line packages that can be stacked horizontally and vertically to create arrays of any size. These displays are designed to operate continuously between -40°C to $+85^\circ\text{C}$ with a maximum of 10 segments on per digit.

During continuous operation of all four Cursors the operating temperature should be limited to -40°C to $+55^\circ\text{C}$. At temperatures above $+55^\circ\text{C}$, the maximum number of Cursors illuminated continuously should be reduced as follows: No Cursors illuminated at operating temperatures above 75°C . One Cursor can be illuminated continuously at operating temperatures below 75°C . Two Cursors can be illuminated continuously at operating temperatures below 68°C . Three Cursors can be illuminated continuously at operating temperatures below 60°C .

The HPDL-1414/2416 are assembled by die attaching and wire bonding the four GaAsP/GaAs monolithic LED chips and the CMOS IC to a high temperature printed circuit board. An immersion lens is formed by placing the PC board assembly into a nylon lens filled with epoxy. A plastic cap creates an air gap to protect the CMOS IC. Backfill epoxy environmentally seals the display package. This package construction provides the display with a high tolerance to temperature cycling.

The inputs to the CMOS IC are protected against static discharge and input current latchup. However, for best results standard CMOS handling precautions should be used. Prior to use, the HPDL-1414/2416 should be stored in anti-static tubes or conductive material. During assembly a grounded conductive work area should be used, and assembly personnel should wear conductive wrist straps. Lab coats made of synthetic material should be avoided since they are prone to static charge build-up. Input current latchup is caused when the CMOS inputs are subjected either to a voltage below ground ($V_{\text{IN}} < \text{ground}$) or to a voltage higher than V_{DD} ($V_{\text{IN}} > V_{\text{DD}}$) and when a high current is forced into the input. To prevent input current latchup and ESD damage, unused inputs should be connected either to ground or to V_{DD} . Voltages should not be applied to the inputs until V_{DD} has been applied to the display. Transient input voltages should be eliminated.

Soldering and Post Solder Cleaning Instructions

The HPDL-1414/2416 may be hand soldered or wave soldered with SN63 solder. Hand soldering may be safely performed only with an electronically temperature-controlled and securely grounded soldering iron. For best results, the iron tip temperature should be set at

315°C (600°F). For wave soldering, a rosin-based RMA flux can be used. The solder wave temperature should be 245°C ± 5°C (473°F ± 9°F), and the dwell in the wave should be set at 1½ to 3 seconds for optimum soldering. Preheat temperature should not exceed 93°C (200°F) as measured on the solder side of the PC board.

For further information on soldering and post solder cleaning, see Application Note 1027, *Soldering LED Components*.