Quad Analog Switch/Quad Multiplexer

The MC14066B consists of four independent switches capable of controlling either digital or analog signals. This quad bilateral switch is useful in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

The MC14066B is designed to be pin-for-pin compatible with the MC14016B, but has much lower ON resistance. Input voltage swings as large as the full supply voltage can be controlled via each independent control input.

- Triple Diode Protection on All Control Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- · Linearized Transfer Characteristics
- Low Noise 12 nV/√Cycle, f ≥ 1.0 kHz typical
- Pin-for-Pin Replacement for CD4016, CD4016, MC14016B
- For Lower RON, Use The HC4066 High-Speed CMOS Device

MAXIMUM RATINGS* (Voltages Referenced to VSS)


Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	- 0.5 to + 18.0	٧
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
l _{in}	Input Current (DC or Transient), per Control Pin	± 10	mA
I _{SW}	Switch Through Current	± 25	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

^{*} Maximum Ratings are those values beyond which damage to the may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

CIRCUIT SCHEMATIC

(1/4 OF CIRCUIT SHOWN)



MC14066B



L SUFFIX CERAMIC CASE 632



P SUFFIX PLASTIC CASE 646





D SUFFIX SOIC CASE 751A

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages.









ELECTRICAL CHARACTERISTICS

				– 55°C		25°C			125°C		
Characteristic	Symbol	V _{DD}	Test Conditions	Min	Max	Min	Тур#	Max	Min	Max	Unit
SUPPLY REQUIREMENTS (Voltages Referenced to V _{EE})											
Power Supply Voltage Range	V _{DD}	_		3.0	18	3.0	_	18	3.0	18	٧
Quiescent Current Per Package	I _{DD}	5.0 10 15	$\label{eq:control Inputs: Vin = VSS or VDD,} \\ \text{Switch I/O: VSS} \leq \text{VI/O} \\ \leq \text{VDD, and} \\ \Delta \text{Vswitch} \leq 500 \text{ mV**} \\$		0.25 0.5 1.0		0.005 0.010 0.015	0.25 0.5 1.0		7.5 15 30	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	T _A = 25 °C only The channel component, (V _{in} – V _{out})/R _{on} , is not included.)		Typical	(0.07 μA/kHz) f + I _{DD} cal (0.20 μA/kHz) f + I _{DD} (0.36 μA/kHz) f + I _{DD}			μА		
CONTROL INPUTS (Voltage	s Reference	d to Vs	3)								
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	٧
High-Level Input Voltage	VIH	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	V
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μΑ
Input Capacitance	C _{in}	_		_	_	_	5.0	7.5	_	_	pF
SWITCHES IN AND OUT (Vo	ltages Refe	renced t	:0 VSS)								
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch** (Figure 1)	ΔV _{switch}	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	V00	_	V _{in} = 0 V, No Load	_		_	10	_	_	_	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{Switch} \leq 500 \text{ mV**}, \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{(Control), and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$		800 400 220		250 120 80	1050 500 280		1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	5.0 10 15		_ _ _	70 50 45	_ _ _	25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off-Channel Leakage Current (Figure 6)	l _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	± 100	_	± 0.05	± 100	_	±1000	nA
Capacitance, Switch I/O	C _{I/O}	_	Switch Off	_	_	_	10	15	_	-	pF
Capacitance, Feedthrough (Switch Off)	C _{I/O}	_		_		_	0.47	_	_	_	pF

[#]Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

^{**} For voltage drops across the switch (ΔV_{SWitch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)


ELECTRICAL CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ unless otherwise noted.)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ#	Max	Unit
Propagation Delay Times $V_{SS} = 0 \; \text{Vdc}$ Input to Output (R _L = 10 k Ω) $t_{PLH}, t_{PHL} = (0.17 \; \text{ns/pF}) \; \text{C}_{L} + 15.5 \; \text{ns}$ $t_{PLH}, t_{PHL} = (0.08 \; \text{ns/pF}) \; \text{C}_{L} + 6.0 \; \text{ns}$ $t_{PLH}, t_{PHL} = (0.06 \; \text{ns/pF}) \; \text{C}_{L} + 4.0 \; \text{ns}$	^t PLH ^{, t} PHL	5.0 10 15	_ _ _ _	20 10 7.0	40 20 15	ns
Control to Output (R _L = 1 k Ω) (Figure 2) Output "1" to High Impedance	[†] PHZ	5.0 10 15	_ _ _	40 35 30	80 70 60	ns
Output "0" to High Impedance	[†] PLZ	5.0 10 15	_ _ _	40 35 30	80 70 60	ns
High Impedance to Output "1"	^t PZH	5.0 10 15	_ _ _	60 20 15	120 40 30	ns
High Impedance to Output "0"	[†] PZL	5.0 10 15	_ _ _	60 20 15	120 40 30	ns
Second Harmonic Distortion $V_{SS} = -5 \text{ Vdc}$ $(V_{in} = 1.77 \text{ Vdc}, \text{RMS Centered @ 0.0 Vdc}, \text{R}_L = 10 \text{ k}\Omega, \text{f} = 1.0 \text{ kHz})$	_	5.0	_	0.1	_	%
Bandwidth (Switch ON) (Figure 3) $ \begin{array}{c} \text{V}_{SS} = -5 \text{ Vdc} \\ \text{(R}_L = 1 \text{ k}\Omega, 20 \text{ Log (V}_{Out}/\text{V}_{in}) = -3 \text{ dB, C}_L = 50 \text{ pF,} \\ \text{V}_{in} = 5 \text{ V}_{p-p}) \end{array} $	_	5.0	_	65	_	MHz
Feedthrough Attenuation (Switch OFF) $V_{SS} = -5 \text{ Vdc}$ ($V_{in} = 5 \text{ V}_{p-p}, \text{ R}_L = 1 \text{ k}\Omega, f_{in} = 1.0 \text{ MHz}$) (Figure 3)	_	5.0	_	- 50	_	dB
Channel Separation (Figure 4) $ (V_{in} = 5 \ V_{p-p}, \ R_L = 1 \ k\Omega, \ f_{in} = 8.0 \ \text{MHz}) $ (Switch A ON, Switch B OFF) $ (S_{in} = 8.0 \ \text{MHz}) $	_	5.0	_	- 50	_	dB
Crosstalk, Control Input to Signal Output (Figure 5) $V_{SS} = -5 \text{ Vdc}$ $(R_1 = 1 \text{ k}\Omega, R_L = 10 \text{ k}\Omega, \text{ Control t}_{TLH} = \text{t}_{THL} = 20 \text{ ns})$	_	5.0	_	300	_	mV _{p-p}

 $^{^{\}star}$ The formulas given are for the typical characteristics only at 25 $^{\circ}\text{C}.$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT



[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

TEST CIRCUITS




Figure 1. ΔV Across Switch




Figure 2. Turn-On Delay Time Test Circuit and Waveforms

 $V_C = V_{DD}$ FOR BANDWIDTH TEST $V_C = V_{SS}$ FOR FEEDTHROUGH TEST




Figure 3. Bandwidth and Feedthrough Attenuation




Figure 4. Channel Separation




Figure 5. Crosstalk, Control to Output




Figure 6. Off Channel Leakage




Figure 7. Channel Resistance (R_{ON}) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS




Figure 8. $V_{DD} = 7.5 \text{ V}, V_{SS} = -7.5 \text{ V}$




Figure 9. $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$




Figure 10. $V_{DD} = 2.5 \text{ V}$, $V_{SS} = -2.5 \text{ V}$




Figure 11. Comparison at 25°C, $V_{DD} = -V_{SS}$

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 volt digital control signal is used to directly control a 5 volt peak–to–peak analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage, the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V = logic high at the control inputs; $V_{SS} = GND = 0$ V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 volt peak-to-peak signal which

allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_X) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between V_{DD} and V_{SS} is 18.0 volts. Most parameters are specified up to 15 volts which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example





Figure B. External Germanium or Schottky Clipping Diodes

OUTLINE DIMENSIONS



- IOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION I TO CENTER OF LEAD WHEN FORMED PARALLEL.


 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.750	0.785	19.05	19.94		
В	0.245	0.280	6.23	7.11		
С	0.155	0.200	3.94	5.08		
D	0.015	0.020	0.39	0.50		
F	0.055	0.065	1.40	1.65		
G	0.100	BSC	2.54	4 BSC		
J	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300	BSC	7.62 BSC			
M	0°	15°	0 °	15°		
N	0.020	0.040	0.51	1.01		

P SUFFIX

PLASTIC DIP PACKAGE CASE 646-06 ISSUE L






- NOTES:

 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- FORWIED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 4. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54 BSC		
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.300	BSC	7.62 BSC		
M	0°	10°	0°	10°	
N	0.015	0.039	0.39	1.01	

OUTLINE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0 °	7°	0 °	7°	
P	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🙉 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



