

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4016B

gates

Quadruple bilateral switches

Product specification
File under Integrated Circuits, IC04

January 1995



Quadruple bilateral switches

HEF4016B
gates

DESCRIPTION

The HEF4016B has four independent analogue switches (transmission gates). Each switch has two input/output terminals (Y/Z) and an active HIGH enable input (E). When E is connected to V_{DD} a low impedance bidirectional path between Y and Z is established (ON condition). When E is connected to V_{SS} the switch is disabled and a high

impedance between Y and Z is established (OFF condition). Current through a switch will not cause additional V_{DD} current provided the voltage at the terminals of the switch is maintained within the supply voltage range; $V_{DD} \geq (V_Y, V_Z) \geq V_{SS}$. Inputs Y and Z are electrically equivalent terminals.



PINNING


E_0 to E_3 enable inputs
 Y_0 to Y_3 input/output terminals
 Z_0 to Z_3 input/output terminals

HEF4016BP(N): 14-lead DIL; plastic (SOT27-1)
HEF4016BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
HEF4016BT(D): 14-lead SO; plastic (SOT108-1)
() : Package Designator North America

APPLICATION INFORMATION

Some examples of applications for the HEF4016B are:

- Signal gating
- Modulation
- Demodulation
- Chopper



Quadruple bilateral switches

HEF4016B gates

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Power dissipation per switch P max. 100 mW

For other RATINGS see Family Specifications

DC CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{SS} = 0\text{ V}$ (unless otherwise specified)

PARAMETER	V_{DD} V	SYMBOL	TYP.	MAX.	UNIT	CONDITIONS
ON resistance	5	R_{ON}	8000	–	Ω	E_n at V_{IH} ; $V_{is} = 0$ to V_{DD} ; see Fig.4
	10		230	690	Ω	
	15		115	350	Ω	
ON resistance	5	R_{ON}	140	425	Ω	E_n at V_{IH} ; $V_{is} = V_{SS}$; see Fig.4
	10		65	195	Ω	
	15		50	145	Ω	
ON resistance	5	R_{ON}	170	515	Ω	E_n at V_{IH} ; $V_{is} = V_{DD}$; see Fig.4
	10		95	285	Ω	
	15		75	220	Ω	
'Δ' ON resistance between any two channels	5	ΔR_{ON}	200	–	Ω	E_n at V_{IH} ; $V_{is} = 0$ to V_{DD} ; see Fig.4
	10		15	–	Ω	
	15		10	–	Ω	

PARAMETER	V _{DD} V	SYMBOL	T _{amb} (°C)						UNIT	CONDITION
			−40		+ 25		+ 85			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Quiescent device current	5	I _{DD}	–	1,0	–	1,0	–	7,5	μA	V _{SS} = 0; all valid input combinations; V _I = V _{SS} or V _{DD}
	10		–	2,0	–	2,0	–	15,0	μA	
	15		–	4,0	–	4,0	–	30,0	μA	
Input leakage current at E _n	15	± I _{IN}	–	–	–	300	–	1000	nA	E _n at V _{SS} or V _{DD}
OFF-state leakage current, any channel OFF	5	I _{OZ}	–	–	–	–	–	–	nA	E _n at V _{IL} ; V _{is} = V _{SS} or V _{DD} ; V _{os} = V _{DD} or V _{SS}
	10		–	–	–	–	–	–	nA	
	15		–	–	–	200	–	–	nA	
E _n input voltage LOW	5	V _{IL}	–	1,5	–	1,5	–	1,5	V	switch OFF; see Fig.9 for I _{OZ}
	10		–	3,0	–	3,0	–	3,0	V	
	15		–	4,0	–	4,0	–	4,0	V	
E _n input voltage HIGH	5	V _{IH}	3,5	–	3,5	–	3,5	–	V	low-impedance between Y and Z (ON condition) see R _{ON} switch
	10		7,0	–	7,0	–	7,0	–	V	
	15		11,0	–	11,0	–	11,0	–	V	

Quadruple bilateral switches

HEF4016B
gates





Fig.4 Test set-up for measuring R_{ON} .



$E_n > V_{IH}$
 $I_{is} = 100 \mu A$
 $V_{SS} = 0 V$

Fig.5 Typical R_{ON} as a function of input voltage.

Quadruple bilateral switches

HEF4016B gates

AC CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	SYMBOL	TYP.	MAX.	
Propagation delays $V_{is} \rightarrow V_{os}$ HIGH to LOW	5 10 15	t_{PHL}	25 10 5	50 20 10	ns ns ns
LOW to HIGH	5 10 15	t_{PLH}	20 10 5	40 20 10	ns ns ns
Output disable times $E_n \rightarrow V_{os}$ HIGH	5 10 15	t_{PHZ}	90 80 75	130 110 100	ns ns ns
LOW	5 10 15	t_{PLZ}	85 75 75	120 100 100	ns ns ns
Output enable times $E_n \rightarrow V_{os}$ HIGH	5 10 15	t_{PZH}	40 20 15	80 40 30	ns ns ns
LOW	5 10 15	t_{PZL}	40 20 15	80 40 30	ns ns ns
Distortion, sine-wave response	5 10 15		– 0,08 0,04	% % %	note 3
Crosstalk between any two channels	5 10 15		– 1 –	MHz MHz MHz	note 4
Crosstalk; enable input to output	5 10 15		– 50 –	mV mV mV	note 5
OFF-state feed-through	5 10 15		– 1 –	MHz MHz MHz	note 6
ON-state frequency response	5 10 15		– 90 –	MHz MHz MHz	note 7

Quadruple bilateral switches

HEF4016B gates

Notes

V_{is} is the input voltage at a Y or Z terminal, whichever is assigned as input.

V_{os} is the output voltage at a Y or Z terminal, whichever is assigned as output.

- $R_L = 10\text{ k}\Omega$ to V_{SS} ; $C_L = 50\text{ pF}$ to V_{SS} ; $E_n = V_{DD}$; $V_{is} = V_{DD}$ (square-wave); see Figs 6 and 10.
- $R_L = 10\text{ k}\Omega$; $C_L = 50\text{ pF}$ to V_{SS} ; $E_n = V_{DD}$ (square-wave);
 $V_{is} = V_{DD}$ and R_L to V_{SS} for t_{PHZ} and t_{PZH} ;
 $V_{is} = V_{SS}$ and R_L to V_{DD} for t_{PLZ} and t_{PZL} ; see Figs 6 and 11.
- $R_L = 10\text{ k}\Omega$; $C_L = 15\text{ pF}$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2}V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);
 $f_{is} = 1\text{ kHz}$; see Fig. 7.
- $R_L = 1\text{ k}\Omega$; $V_{is} = \frac{1}{2}V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);

$$20 \log \frac{V_{os} (B)}{V_{is} (A)} = -50\text{ dB}; E_n (A) = V_{SS}; E_n (B) = V_{DD}; \text{ see Fig. 8.}$$

- $R_L = 10\text{ k}\Omega$ to V_{SS} ; $C_L = 15\text{ pF}$ to V_{SS} ; $E_n = V_{DD}$ (square-wave); crosstalk is $|V_{os}|$ (peak value); see Fig. 6.
- $R_L = 1\text{ k}\Omega$; $C_L = 5\text{ pF}$; $E_n = V_{SS}$; $V_{is} = \frac{1}{2}V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);

$$20 \log \frac{V_{os}}{V_{is}} = -50\text{ dB}; \text{ see Fig. 7.}$$

- $R_L = 1\text{ k}\Omega$; $C_L = 5\text{ pF}$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2}V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);

$$20 \log \frac{V_{os}}{V_{is}} = -3\text{ dB}; \text{ see Fig. 7.}$$





	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P) ⁽¹⁾	5 10 15	$550 f_i + \sum (f_o C_L) \times V_{DD}^2$ $2\,600 f_i + \sum (f_o C_L) \times V_{DD}^2$ $6\,500 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)

Note

- All enable inputs switching.

Quadruple bilateral switches

HEF4016B
gates



Quadruple bilateral switches

HEF4016B
gates





Fig.10 Waveforms showing propagation delays from V_{is} to V_{os} .



- (1) V_{is} at V_{DD}
- (2) V_{is} at V_{SS}

Fig.11 Waveforms showing output disable and enable times.


Package information

Package outlines

DIP

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT27-1	050G04	MO-001AA				92-11-17 95-03-11


Package information

Package outlines

SO

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22